

#### **Request For Quotation**

Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative will respond to you with price and availability.

**Request For Quotation** 

Your free datasheet starts on the next page.

More datasheets and data books are available from our homepage: http://www.datasheetarchive.com

T-46-23-18

1,048,576-word × 4-bit Dynamic RAM

HITACHI/ LOGIC/ARRAYS/MEM

The Hitachi HM514400A/AL/ASL is a CMOS dynamic RAM organized 1,048,576-word × 4-bit. HM514400A/AL/ASL has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514400A/AL/ASL offers fast page mode as a high speed access mode.

Multiplexed address input permits the HM514400A/AL/ASL to be packaged in standard 20-pin plastic SOJ, 20-pin plastic ZIP, 20-pin TSOP, and 20-pin ST-ZIP.

#### **Features**

- Single 5 V (±10%)
- · High speed
  - Access time 60 ns/70 ns/80 ns (max)
- Low power dissipation
  - Active mode

605 mW/550 mW/495 mW (max)

- Standby mode 11 mW (max)

0.83 mW (L-version) 0.55 mW (SL-version)


- · Fast page mode capability
- 1,024 refresh cycles: 16 ms 1,024 refresh cycles: 128 ms (L-version)
- 3 variations of refresh
  - RAS-only refresh
  - CAS-before-RAS refresh
  - Hidden refresh
- · Test function
- Battery back up operation (L-version)
- Data retention operation (SL-version)


#### **Ordering Information**

Туре No.	Access time	Package
HM514400AJ/ALJ/ASLJ-6	60 ns	350-mil
HM514400AJ/ALJ/ASLJ-7	70 ns	20-pin
HM514400AJ/ALJ/ASLJ-8	80 ns	plastic SOJ (CP-20DA)
HM514400AS/ALS/ASLS-6	60 ns	300-mil
HM514400AS/ALS/ASLS-7	70 ns	20-pin
HM514400AS/ALS/ASLS-8	80 ns	plastic SOJ (CP-20D)
HM514400AZ/ALZ/ASLZ-6	60 ns	400-mil
HM514400AZ/ALZ/ASLZ-7	70 ns	20-pin
HM514400AZ/ALZ/ASLZ-8	80 ns	plastic ZIP (ZP-20)
HM514400AT/ALT/ASLT-6	60 ns	20-pin
HM514400AT/ALT/ASLT-7	70 ns	plastic
HM514400AT/ALT/ASLT-8	80 ns	TSOP I (TFP-20DA)
HM514400AR/ALR/ASLR-6	60 ns	20-pin
HM514400AR/ALR/ASLR-7	70 ns	plastic
HM514400AR/ALR/ASLR-8	80 ns	TSOP I
		reverse type (TFP-20DAR)
HM514400ATT/ALTT/ASLTT-6	60 ns	20-pin
HM514400ATT/ALTT/ASLTT-7	70 ns	plastic
HM514400ATT/ALTT/ASLTT-8	80 ns	TSOP II (TTP-20D)
HM514400ARR/ALRR/ASLRR-6	60 ns	20-pin
HM514400ARR/ALRR/ASLRR-7	70 ns	plastic
HM514400ARR/ALRR/ASLRR-8	80 ns	TSOP II
		reverse type (TTP-20DR)
HM514400ATZ/ALTZ-6	60 ns	20-pin
HM514400ATZ/ALTZ-7	70 ns	plastic
HM514400ATZ/ALTZ-8	80 ns	ST-ZIP (ZP-20S)



#### Pin Arrangement






# HITACHI/ LOGIC/ARRAYS/MEM

# Pin Description

Function	Pin name	Function
Address input	WE	Read/write enable
Refresh address input	ŌĒ	Output enable
Data-in/data-out	v <sub>cc</sub>	Power (+5 V)
Row address strobe	$v_{ss}$	Ground
Column address strobe		
	Address input Refresh address input Data-in/data-out Row address strobe	Address input  Refresh address input  Data-in/data-out  Row address strobe  VSS

#### **Block Diagram**



# HITACHI/ LOGIC/ARRAYS/MEM

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to +7.0	.V
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to +7.0	V
Short circuit output current	lout	50	mA
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Operating temperature (SL-version)	Topr	0 to +60	°C
Storage temperature	Tstg	-55 to +125	°C

# **Recommended DC Operating Conditions** (Ta = 0 to +70°C) (Ta = 0 to +60°C (SL-version))

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V <sub>SS</sub>	0	0	0	٧	•
	V <sub>CC</sub>	4.5	5.0	5.5	V	1
		4.0		5.5	٧	1, 2
Input high voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input low voltage	V <sub>IL</sub>	-1.0	_	0.8	V	1

Notes: 1. All voltage referenced to V<sub>SS</sub>
2. Only for data retention operation (SL-version)

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V) (Ta = 0 to +60°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V (SL-version))

# HM514400A HM514400A -6 -7 -8

Parameter Sym		Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes
Operating current	l <sub>CC1</sub>	_	110	_	100		90	mA	RAS, CAS cycling t <sub>RC</sub> = min	1, 2
Standby current	l <sub>CC2</sub>	_	2	_	2	_	2	mA	TTL interface RAS, CAS = V <sub>IH</sub> Dout = High-Z	
			1	_	1	_	1	mA	CMOS interface RAS, CAS ≥ V <sub>CC</sub> = 0.2 V Dout = High-Z	
Standby current (L-version)	_	_	150	_	150	_	150	μА	CMOS interface RAS, CAS = V <sub>IH</sub> - WE, OE, address,	4
Standby current (SL-version)	_	_	100	_	100	_	100	μА	Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z	<del></del>
RAS-only refresh current	Іссз	_	110		100	_	90	mA	t <sub>RC</sub> = min	2
Standby current	l <sub>CC5</sub>		5	_	5	<del>_</del>	5	mA	RAS = V <sub>IH</sub> CAS = V <sub>IL</sub> Dout = enable	1
CAS-before-RAS refresh current	lcc6	_	110	_	100	_	90	mA	t <sub>RC</sub> = min	
Fast page mode current	I <sub>CC7</sub>		110	_	100	_	90	mA	t <sub>PC</sub> = min	1, 3
Battery back up operation current (CBR refresh) (L-version)	ICC10	_	200		200	-	200	μA	$t_{RC}$ = 125 μs $t_{RAS} \le 1$ μs WE = V <sub>IH</sub> , CAS = V OE, address, Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z	4 ′IL
Data retention current (CBR refresh) (SL-version)			150	_	150		150	μА	$t_{RC}$ = 250 µs $t_{RAS} \le$ 200 ns $\overline{WE}$ = $V_{IH}$ , $\overline{CAS}$ = $V_{IH}$ $\overline{OE}$ , address, $\overline{Din}$ = $V_{IH}$ or $V_{IL}$ $\overline{Dout}$ = $\overline{High}$ - $\overline{Z}$ $\overline{4.0}$ V $\le$ $V_{CC}$ $\le$ 5.5 $V_{CC}$	

# HITACHI/ LOGIC/ARRAYS/MEM

**DC Characteristics** (Ta = 0 to +70°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ) (Ta = 0 to +60°C,  $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$  (SL-version)) (cont)

#### HM514400A HM514400A HM514400A -7

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes
Input leakage I <sub>LI</sub> current		-10	10	-10	10	-10	10	μА	0 V ≤ Vin ≤ 7 V	
Output leakage current	lo	-10	10	-10	10	-10	10	μА	0 V ≤ Vout ≤ 7 V Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	٧	High lout = −5 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	٧	Low fout = 4.2 mA	

- Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.
  - 2. Address can be changed twice or less while  $\overline{RAS} = V_{1L}$ .
  - 3. Address can be changed once or less while  $\overline{CAS} = V_{IH}$ .
  - 4.  $V_{CC} 0.2 \text{ V} \le V_{IH} \le 6.5 \text{ V}, 0 \text{ V} \le V_{IL} \le 0.2 \text{ V}.$

#### Capacitance (Ta = 25°C, $V_{CC}$ = 5 V ± 10%)

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>		5	pF	1, 3
Input capacitance (Clocks)	C <sub>I2</sub>		7	pF	1
Output capacitance (Data-in, data-out)	C <sub>I/O</sub>		10	pF	1, 2

- 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
- 2. CAS = V<sub>IH</sub> to disable Dout
- 3.  $C_{11}$  (max) = 7 pF for HM514100ATZ/ALTZ Series.

AC Characteristics (Ta = 0°C to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V)\*1, \*14, \*15, \*16 (Ta = 0°C to +60°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V (SL-version))

#### **Test Conditions**

Input rise and fall times: 5 ns

Input timing reference levels: 0.8 V, 2.4 V Output load: 2 TTL gate + C<sub>L</sub> (100 pF)

(Including scope and jig)

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM514400A -6		HM514400A -7		HM514400A -8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	110	_	130		150	_	ns	
RAS precharge time	t <sub>RP</sub>	40	_	50		60		ns	
RAS pulse width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	ns	19
CAS pulse width	t <sub>CAS</sub>	15	10000	20	10000	20	10000	ns	20
Row address setup time	t <sub>ASR</sub>	0		0		0	_	ns	
Row address hold time	<sup>t</sup> RAH	10	_	10		10	_	ns	
Column address setup time	<sup>t</sup> ASC	0	_	0	_	0		ns	
Column address hold time	<sup>t</sup> CAH	15	_	15		15	_	ns	
RAS to CAS delay time	<sup>t</sup> RCD	20	45	20	50	20	60	ns	8
RAS to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	9
RAS hold time	t <sub>RSH</sub>	15	_	20	_	20	_	ns	
CAS hold time	t <sub>CSH</sub>	60	_	70	_	80	_	ns	
CAS to RAS precharge time	tCRP	10	_	10		10		ns	
OE to Din delay time	topp	15		20		20		ns	
OE delay time from Din	t <sub>DZO</sub>	0		0	_	0		ns	
CAS setup time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	ns	
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7

# HITACHI/ LOGIC/ARRAYS/MEM

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters) (cont)

HM514400A	HM514400A	HM514400A
-6	-7	-8

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Refresh period	t <sub>REF</sub>	_	16	_	16		16	ms	
Refresh period (L-version)	<sup>t</sup> REF	_	128		128	_	128	ms	
Refresh period (SL-version)	<sup>t</sup> REF	_	256	_	256		256	ms	21

#### Read Cycle

# HM514400A HM514400A -6 -7 -8

		•				-0				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes	
Access time from RAS	t <sub>RAC</sub>	_	60		70	_	80	ns	2, 3, 17	
Access time from CAS	<sup>‡</sup> CAC	_	15		20	_	20	ns	3, 4, 13, 17	
Access time from address	† <sub>AA</sub>	_	30	<u></u>	35		40	ns	3, 5, 13, 17	
Access time from OE	tOAC	_	15		20	_	20	ns	3, 17	
Read command setup time	t <sub>RCS</sub>	0		0		0		ns		
Read command hold time to CAS	t <sub>RCH</sub>	0		0	_	0		ns	18	
Read command hold time to RAS	<sup>t</sup> RRH	0		0		0		ns	18	
Column address to RAS lead time	t <sub>RAL</sub>	30	_	35	_	40		ns		
Output buffer turn-off time	t <sub>OFF1</sub>	0	15	0	20	0	20	ns	6	
Output buffer turn-off to OE	<sup>t</sup> OFF2	0	15	0	20	0	20	ns	6	
CAS to Din delay time	t <sub>CDD</sub>	15		20		20	_	пѕ		
OE pulse width	tOEP	15		20	_	20	_	ns	<del></del> -	
			·							

#### Write Cycle

# HITACHI/ LOGIC/ARRAYS/MEM

HM514400A HM514400A HM514400A

-7

									nit Notes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Write command setup time	twcs	0		0	_	0	_	ns	10
Write command hold time	twcH	15	_	15	_	15	_	ns	
Write command pulse width	twp	10		10	_	10	_	ns	
Write command to RAS lead time	t <sub>RWL</sub>	15	_	20	_	20	_	ns	
Write command to CAS lead time	<sup>t</sup> CWL	15	_	20		20	_	ns	
Data-in setup time	t <sub>DS</sub>	0	_	0	_	0		ns	11
Data-in hold time	<sup>t</sup> DH	15	_	15	_	15		ns	11

#### Read-Modify-Write Cycle

-6

-7 -8

		-0		-,		-0			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	<sup>t</sup> RWC	150		180	_	200	_	ns	•
RAS to WE delay time	t <sub>RWD</sub>	80		95	_	105	_	ns	10
CAS to WE delay time	<sup>t</sup> CWD	35	_	45		45		ns	10
Column address to WE delay time	<sup>t</sup> AWD	50	_	60	_	65	_	ns	10
OE hold time from WE	<sup>t</sup> OEH	15	_	20	_	20	_	ns	

HITACHI/ LOGIC/ARRAYS/MEM

#### Refresh Cycle

		HM5 <sup>-</sup>	14400A	HM5 <sup>-</sup>	14400A	H <b>M</b> 5 <sup>-</sup> -8	14400A		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh cycle)	<sup>t</sup> CSR	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh cycle)	<sup>t</sup> CHR	10		10		10	_	пѕ	- <u>74-57</u>
RAS precharge to CAS hold time	t <sub>RPC</sub>	10	_	10		10	<del></del>	ns	
CAS precharge time in normal mode	tCPN	10	_	10		10		ns	

#### Fast Page Mode Cycle

Parameter		H <b>M</b> 514400A -6		HM514400A -7		HM514400A -8			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t <sub>PC</sub>	40	<del></del>	45	_	50		ns	
Fast page mode CAS precharge time	<sup>t</sup> CP	10	_	10	_	10		ns	
Fast page mode RAS pulse width	<sup>t</sup> RASC		100000	_	100000	_	100000	ns	12
Access time from CAS precharge	<sup>t</sup> ACP	_	35		40	_	45	ns	3, 13, 17
RAS hold time from CAS precharge	<sup>†</sup> RHCP	35		40	_	45	<u> </u>	ns	

#### Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HM514400A -6		HM514400A -7		HM514400A -8			
		Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t <sub>PCM</sub>	80	_	95		100		ns	
CAS precharge to WE delay time	t <sub>CPW</sub>	55		65		70	_	ns	10

#### HITACHI/ LOGIC/ARRAYS/MEMT

#### HM514400A/AL/ASL Series

#### **Test Mode Cycle**

Parameter	Symbol	-6		-7		-8			
		Min	Max	Min	Max	Min	Max	Unit	Notes
Test mode WE setup time	<sup>t</sup> ws	0	_	0	_	0	_	ns	
Test mode WE hold time	twH	10	_	10	_	10	_	ns	- 1 - 1

HM514400A HM514400A HM514400A

#### **Counter Test Cycle**

Parameter	Symbol	HM514400A -6		-7		-8			
		Min	Max	Min	Max	Min	Max	Unit	Notes
CAS precharge time in counter test cycle	<sup>t</sup> CPT	40		40	_	40		ns	


- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max).
  - 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
  - 6. to FF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
  - 8. Operation with the t<sub>BCD</sub> (max) limit insures that t<sub>BAC</sub> (max) can be met, t<sub>BCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if than is greater than the specified than limit, then access time is controlled exclusively by tAA.
  - 10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPW}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min),  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CPW} \ge t_{CPW}$  (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
  - 12. t<sub>BASC</sub> defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longest of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles, OE must disable output buffers prior to applying data to the device.

- 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits CA0. This test mode operation can be performed by WE-and-CAS-before-RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 18. Either t<sub>BCH</sub> or t<sub>BBH</sub> must be satisfied.
- 19. t<sub>RAS</sub> (min) = t<sub>RWD</sub> (min) + t<sub>RWL</sub> (min) + t<sub>T</sub> in read-modify-write cycle.
- 20. t<sub>CAS</sub> (min) = t<sub>CWD</sub> (min) + t<sub>CWL</sub> (min) + t<sub>T</sub> in read-modify-write cycle.
- 21. t<sub>REF</sub> is 16 ms without data retention.


## **Timing Waveforms**

# HITACHI/ LOGIC/ARRAYS/MEN


#### Read Cycle




#### **Early Write Cycle**



# HITACHI/ LOGIC/ARRAYS/MEM




#### Read-Modify-Write Cycle




#### $\overline{\text{CAS}}\text{-Before-}\overline{\text{RAS}}$ Refresh Cycle


#### HITACHI/ LOGIC/ARRAYS/MEM



#### RAS-Only Refresh Cycle




## Hidden Refresh Cycle





Fast Page Mode Read Cycle

# HITACHI/ LOGIC/ARRAYS/MEM




# Fast Page Mode Early Write Cycle






Fast Page Mode Read-Modify-Write Cycle




PNE N -- 14 18 CON CORE LIG 14 N -- 111 -- 111 --


#### HM514400A/AL/ASL Series



#### **Test Mode Set Cycle**



# CAS-Before-RAS Refresh Counter Check Cycle (Read)



#### CAS-Before-RAS Refresh Counter Check Cycle (Write)

## HITACHI/ LOGIC/ARRAYS/ME

